

# MDG-BASED STATE ENUMERATION BY RETIMING AND CIRCUIT TRANSFORMATION

# OTMANE AÏT MOHAMED\*,§, XIAOYU SONG†, EDUARD CERNY‡, SOFIENE TAHAR\*,¶ and ZIJIAN ZHOU $\parallel$

> Received 12 August 2002 Revised 19 September 2003

Multiway Decision Graphs (MDGs) have recently been proposed as an efficient representation for RTL designs. In this paper, we illustrate the MDG-based formal verification technique on the example of the Island Tunnel Controller. We investigate several techniques on how to deal with the nontermination problem of abstract state exploration, including a novel method based on retiming and circuit transformation. We provide comparative experimental results for the verification of a number of properties for the example using two well-known ROBDD-based verification tools, namely, SMV (Symbolic Model Verifier) and VIS (Verification Interacting with Synthesis), and we show the strength of the MDG approach to handling arbitrary data widths.

*Keywords*: Multiway decision graphs; binary decision diagrams; state machine verification; retiming; termination; reachability analysis.

## 1. Introduction

<sup>‡</sup>Currently with Synopsys, Inc, Marlborough, Massachusetts, USA.

ऩ gangen ga

$$(pc, \underbrace{inc(\cdots inc}_{k}(\mathsf{zero})\cdots))$$

for every  $k \geq 0$ .

ৈ

In this paper, we investigate another kind of circuits for which the generalization approach cannot be directly applied. We analyze the reasons why failures occur in these circuits. In fact, the detailed analysis of the problem leads us to an original  $(ITC)^{13}$  as a case study to illustrate how the retiming technique is applied. This ex-the nontermination problem, and it allows to illustrate most current MDG-based verification techniques. The rest of the paper is organized as follows: In Sec. 2, we briefly review Multiway Decision Graphs. The Island Tunnel Controller example tion. In Sec. 6, we examine retiming and additional circuit transformations that 

<sup>&</sup>lt;sup>a</sup>A fresh variable is disjoint from all the other variables.

#### 2. MDGs and MDG-Based Verification Approaches

ੈ

## 3. The Island Tunnel Controller



Fig. 1. The Island Tunnel Controller.





State

Condition



(e)

## 4. MDG-Model of the Island Tunnel Controller

We take as *specification* the ITC state transition diagrams in Fig. 2. In this section, we show how they are modeled as abstract state machines.



Fig. 3. Transition relation MDG of the tunnel counter.

## 5. Termination of Abstract State Enumeration

## 5.1. Review



Fig. 4. Nontermination problem and initial state generalization method for the tunnel counter.

#### 5.2. Delayed state generalization

<sup>&</sup>lt;sup>b</sup>A *fresh* variable is disjoint from all other variables.



Fig. 5. A fraction of the state transition diagram for the composed machine.



Fig. 6. State enumeration using initial state generalization technique.

ॅ in initial ini



Fig. 7. State enumeration using the extended state generalization technique.

ॅ in gape in gap

ॅ in initial ini

The above analysis leads to a characterization of a processor-like loop. Such a processor-like loop starts from a control state and returns to this control state after one or more transitions, with data registers updated according to the data operations. Note that a processor-like circuit is represented by an ASM having one and only one processor-like loop. This suggests that it is the entry state of a processor-like loop that should be generalized rather than the initial state of the state machine. In the above example, we have to generalize the state (is =green  $\land$  (ms = red)  $\land$  (ts = dispatch)  $\land$  (tc = a)  $\land$  (equz(a) = 1) in N<sub>1</sub> instead of the states in  $N_0$ . Figure 7 shows the state enumeration procedure using the extended method. Starting from  $N_0$ ,  $S_1$  is reached in one transition:  $\{(is = green) \land (ms = green)$ red  $\land$   $(ts = dispatch) \land (tc = zero) \land (equz(zero) = 1)$ . This can be simplified to  $\{(is = green) \land (ms = red) \land (ts = dispatch) \land (tc = zero)\}$  using the rewrite rule  $equz(zero) \rightarrow 1$ . As this state is the entry state of the processor-like loop L, we generalize the constant value of tc to a *fresh abstract* variable a and remove the constraint equz(a) = 1. Thus the frontier set of states becomes  $N'_1 = \{(is = i)\}$ green  $\land$  (ms = red)  $\land$  (ts = dispatch)  $\land$  (tc = a). After two transitions, the frontierset  $N_3$  becomes  $\{(is = green) \land (ms = red) \land (ts = dispatch) \land (tc = inc(a))\},\$ where the only state in this set is subsumed by  $N'_1$  under substitution inc(a)/a, terminating the reachability analysis.

#### 1122 O. Aït Mohamed et al.

It remains to determine now, when and on which state variables the generalization is to be performed, i.e., how to identify processor-like loops and how to perform the generalization operation. For some circuits, e.g., simple microprocessors, it is possible to identify all processor-like loops by inspection and to perform state generalization manually on the entry states of the loops. However, in general, to find the entry states of all processor-like loops could be very difficult. In the next subsection, we propose a simple heuristic method, while in Sec. 6 we provide a general method based on circuit transformations.

## 5.3. Heuristic state generalization

্represent de la de

ųųųų operating ope

ģTermination of the property of the propert

## 6. Retiming and Transformation for Nontermination Problem



Fig. 8. A simple processor-like loop ASM M.



Fig. 9. First MDGs generated for the ASM.

case, retiming corresponds to minimizing the overall number of registers. A new application for retiming is investigated here. More precisely, we use rules of forward retiming to place the registers in appropriate positions such that the reachability analysis terminates after interpretation of the cross-operator on the initial (or reset) state.

We use a simple processor-like loop circuit to explain our method. This example is inspired by the ITC model and is shown in Fig. 8. It represents a state machine with two states,  $s_0$  and  $s_1$ . A single register, reg, is used to encode the two states.

The reachability analysis for this machine does not terminate even if we generalize the state variable pc. Analysis of the first MDG generated in this example indicates that the cross-operator f is the cause of the nontermination. The MDGs in Fig. 9 are generated after two transitions of the ASM M. It shows the MDGs I,  $N_k$  and  $F_k(k = 1, 2)$  representing the set of initial states, the set of states reached in two transitions, and the frontier set of states, respectively.

#### 1124 O. Aït Mohamed et al.

The initial state represented by the MDG I consists of reg = 0 and pc = a, where a is a fresh variable. From this initial state, the ASM can loop on the first state, where reg keeps the value 0 and pc the value a, under the condition f(a) = 0; or it can reach the state  $s_1$ , where reg takes the value 1 and pc the value inc(a), under the condition f(a) = 1. This is represented in Fig. 9 by the MDG N1 which contains two paths. The frontier set (MDG F1) is computed by removing the path on the left-hand side since it is subsumed by the path from the initial state (MDG I). The MDG N2 represents the reachable states from the frontier set (MDG F1) in one step. If r = 0, then the ASM goes back to the initial state with the value zero loaded in the state variable pc. If r = 1, then the ASM stays in  $S_1$  with reg = 1and pc containing inc(inc(a)). The path on the left-hand side of N2 is subsumed by the single path of the MDG I because this latter is more general than the former which is thus removed. For the path on the right-hand side of N2, pc = inc(inc(a))is an instance of the state pc = inc(a) in N2, but the presence of the same guard f(a) in the paths causes failure of the termination, since there is no appropriate substitution to match the state  $reg = 1 \wedge pc = inc(inc(a)) \wedge f(a) = 1$  (path on the right-hand side of N2) with the state  $req = 1 \wedge pc = inc(a) \wedge f(a) = 1$  (path on the right-hand side of N1). Let us point out that this guard is generated from the initial state, where pc would have the initial value zero. Hence the argument of f would have been zero.

Suppose we know that under a specific interpretation in the use context of the circuit, the value of the f(zero) is 1. It would be possible to use this information to eliminate the guard,  $f(\mathsf{zero}) = 1$ , by using the rule  $f(\mathsf{zero}) \to 1$ . Unfortunately, this rule does not apply when we generalize to a as shown in the example. The basic idea to solve this kind of nontermination is to use the partial interpretation of the cross-operator and to delay the generalization until after the interpretation. To recover this information lost by generalization, we could save it in a new state variable. This state variable (register) must be found in the ASM structure by redistributing the existing registers so as not to change the original behavior. For this purpose, we use the rules of forward retiming. A new register will thus appear at the output of the cross-operator f. Forward retiming always guarantees to find the initial values for all registers. In general, we need additional circuit transformation, to maintain the interpreted value of the cross-term as long as it remains valid. Since retiming is usually applied to a structural description of the circuit, it is necessary to extract the circuit from the ASM description. This extraction may lead to a complex circuit where retiming may be difficult. To limit the retiming to just the necessary portion of the ASM, we decompose the original machine, say M, into two inter-dependent sub-machines  $M_1$  and  $M_2$ .  $M_1$  represents the control-part and contains only concrete state variables while  $M_2$  represents the data-part that depends on the state of  $M_1$  and contains abstract state variables.  $M_1$  is thus a copy of M without abstract state variables and  $M_2$  is reduced to a single control state. The result of this decomposition as applied to the ASM of Fig. 8 is shown in Figs. 10 and 11.  $M_1$  communicates its state information to  $M_2$  through the output



Fig. 10. The control-part  $(M_1)$  of the ASM M.



Fig. 11. The data-part  $(M_2)$  of the ASM M.

signal *out\_reg*, while  $M_2$  communicates the condition on the *pc* value through the output of the cross-term f, *out\_f*. Note that the two machines share the primary inputs. By this decomposition, we have isolated the nontermination problem in  $M_2$  that can be retimed as needed, i.e., to obtain a register at the output of the cross-term f.

In Fig. 12, we show the structural description of  $M_2$  and its connection to  $M_1$ . The inputs of  $M_1$  are r and f(pc), and its ouput is reg which gives the information about the current state of  $M_1$  to  $M_2$ .

The structural description of  $M_2$  includes a data register pc, an 8 to 1 multiplexer, and two functional blocks represented by the uninterpreted function symbol *inc* and *f*. *inc* takes pc as its input and produces the abstract value inc(pc). *f* is a cross-term that takes as its abstract input pc and produces a concrete output *out\_f* of sort bool. The transition relation of  $M_2$  is defined as follows<sup>d</sup>:

<sup>d</sup>For simplicity, the conditional equation: if a then b else c is written:  $a \rightarrow b|c$ .



Fig. 12. Structural description of  $M_2$  and its connections to  $M_1$ .

 $\begin{array}{l} (out\_reg = 0 \land out\_f = 1 \land r = 1) \\ \lor (out\_reg = 1 \land r = 1) \rightarrow pc' = inc(pc) \\ |out\_reg = 1 \land r = 0 \rightarrow pc' = zero \\ |pc' = pc \end{array}$ 

In order to obtain a register at the output of f, we retime  $M_2$  by moving the register pc forward to the input of *inc* and the output of f. The result of the retiming is shown in Fig. 13.

At the output of f, the register pc is replaced by a register  $pc\_f$  of sort bool, and at the input of *inc* it is replaced by a register  $pc\_inc$ . Since the initial value of the register pc was the generic constant zero, the equivalent initial state for the retimed circuit is obtained by letting the appropriate initial values for the two registers  $pc\_inc$  and  $f\_pc$ . These values are obtained by propagating the initial state to the new register positions. It follows that the initial value of  $inc\_pc$  is zero and the initial value of  $pc\_f$  is f(zero), which is equal to 1.<sup>e</sup>

This partial interpretation of f must be retained until the control machine  $M_1$ uses the condition f(zero) = 1. Furthermore, when  $M_1$  and  $M_2$  return back to their initial states, the initial value (i.e., 1) of the register  $pc_f$  must be reloaded. The logic which controls the register  $pc_f$  can be implemented by a multiplexer, having

<sup>&</sup>lt;sup>e</sup>Recall that to avoid nontermination of the reachability analysis, we must use the partial interpretation, f(zero) = 1.



Fig. 13. Structural description of  $M_2$  after retiming and its connections to  $M_1$ .

as control signals the primary input r, the register reg which provides information about the current state of the  $M_1$  and the  $pc_f$  itself. In order to implement this control for  $pc_f$ , we use the equation related to  $pc_f$  from Fig. 13, where  $pc_f = f(pc\_inc)$ . The next state for the register  $pc_f$  is given by  $pc_f' = f(pc\_inc')$ .

Replacing  $pc\_inc'$  by its value, which is the same as pc', we get:

 $\begin{array}{l} (out\_reg = 0 \land pc\_f = 1 \land r = 1) \\ \lor (out\_reg = 1 \land r = 1) \rightarrow pc'\_f = f(inc(pc\_inc)) \\ |out\_reg = 1 \land r = 0 \rightarrow pc'\_f = f(\texttt{zero}) \\ |pc'\_f = f(pc\_inc) \end{array}$ 

Note that in the third case, the register  $pc\_inc$  keeps its previous value and thus  $pc\_f$  does too. In the second case  $pc\_inc$  loads the initial value zero and  $pc\_f$  loads f(zero), and in the first case  $pc\_f$  contains a new value depending on the result of  $f(inc(pc\_inc))$ . This case analysis on  $pc\_inc'$  can be implemented by an 8 to 1 multiplexer as shown in Fig. 14.

Reachability analysis applied for the modified circuit terminates, as shown by the sequences of MDGs presented in Fig. 15. The initial state is reg = 0,  $pc\_f = 1$ , and the value of  $pc\_inc$  is generalized to a variable *a*. The initial value 1 of  $pc\_f$ represents the partial interpretation of f(zero) (Fig. 15, MDG *I*). From this initial



Fig. 14. Structural description of  $M_2$  after retiming and circuit transformation and its connections to  $M_1$ .



Fig. 15. MDGs generated for the retimed ASM.

state, the ASM can stay there if r = 0 or it can reach the state where reg takes the value 1 and  $pc\_inc$  takes the value inc(a).  $pc\_f$  takes the value f(inc(a)) which is represented by the MDG N1 with two paths on which  $pc\_f$  is either 0 or 1 depending on the value of f(inc(a)). The path on the right-hand side in N1 is subsumed by I, but the path on the left-hand side represents a new state. F1 represents the frontier set obtained by removing the path on right-hand side. The reachable states from the frontier set are represented by N2. If r = 1, the machine stays in this state and increments the counter such that reg = 1, pc = inc(inc(a)), and R = f(inc(inc(a))). If r = 0, the transition leads back to the initial state by loading the value zero to  $pc\_inc$  and the value 1 to  $pc\_f$ . The path on left-hand side of N2 is subsumed by the single path of I, by letting a to zero, and the two paths on the right-hand side of N2 are subsumed by the paths of N1 by substituting a in N1 by inc(a). Thus all the paths of  $N_2$  are removed and the frontier set  $F_2$  is empty, thus terminating the reachability analysis.

We applied this technique on the ITC example. The abstract state enumeration successfully terminates during the reachability analysis. Experimental results for property checking on the ITC are discussed in the next section.

## 7. Checking Invariants on the Island Tunnel Controller

In this section we discuss the various verification experiments that we performed on the ITC example. All experiments (including those using SMV and VIS) were carried out on a Sun SPARCstation 10. In the subsequent tables, column *Time* is the CPU time in seconds used for compiling the circuit descriptions and for the invariant checking, including the counterexample generation if any. Column *Mem* is the memory allocated in MB. Column *#Nodes* is the total number of MDG (or ROBDD) nodes generated. Property checking is useful for verifying that a specification satisfies certain requirements. We list below three simple properties (invariants) that we verified.<sup>f</sup> We also provide the corresponding CTL formulas used for invariant checking by the tools SMV (V2.4.4)<sup>16</sup> and VIS.<sup>17</sup>

- P1: Cars never travel both in directions in the tunnel at the same time. AG (!((igl = 1) & (mgl = 1))).
- P2: The tunnel counter is never signaled to increment simultaneously by ILC and MLC.

AG (!((itc+=1) & (mtc+=1))).

P3: The island counter is never signaled to increment and decrement simultaneously.

AG (!((ic-1) & (ic+1))).

For the purpose of comparison, we first show the experimental results for the verification of the above example invariants (P1, P2 and P3) using FSM-based methods. For MDG tools, the counts tc and ic are now assigned a concrete sort according to the counter width which is determined by the instantiation of the constraint, i.e., the maximum number of cars that are allowed on the island.

 $<sup>^{\</sup>rm f}{\rm Fisler}$  and Johnson  $^{13}$  proposed a set of properties that the ITC design should satisfy. Currently, we consider only the variation of invariants.

		SMV			VIS			MD	G
Counter width	Time (s)	Mem (MB)	# Nodes	Time (s)	Mem (MB)	# Nodes	Time (s)	Mem (MB)	# Nodes
4 bits	1.2	1.2	10043	15.4	0.5	6492	430	8	19670
5  bits	4.1	1.2	10463	18.9	0.5	3887	810	10	27668
6 bits	16.7	1.2	11240	44.5	0.6	8902	1719	15	41751
$7 \ \mathrm{bits}$	79.7	1.2	15047	429.9	1.2	33447	5486	26	69911
8 bits	360	1.6	29474	1686	2.4	43428			—
9 bits	1564	2.1	59292	7584	5.1	128426			_
10  bits	6263	3.2	117890	31255	9.9	327090			—
11  bits	_		—	—	—	—		—	—
n bits	*	*	*	*	*	*	55	2.7	4329

Table 1. Invariant checking of ITC specifications ("—" means that the verification did not terminate in certain amount of time, and "\*" means that the verification was not possible).

Table 1 shows the results for checking the conjunction of P1, P2 and P3 for various values of n. The MDG tools can also verify the parameterized implementation having n bits, which is not the case for SMV and VIS. For the SMV columns, the *Time* is the user time, while for VIS and MDG columns, it is the elapsed time including loading the Verilog or MDG-HDL description file, compilation and invariant checking. For SMV and VIS, we used the node ordering generated by the systems, and used manual ordering in MDG since no heuristic ordering algorithm is available yet. Many different factors affect the experimental results shown in the table. The three tools use different integer encoding, different variable ordering, and different partitioning of the transition relation. Notwithstanding these differences, the table clearly shows the following: (i) Time increases exponentially with the counter width for concrete representations of the problem, and (ii) the MDG figures are substantially greater than the others for concrete representations. This is because the MDG data structure and its algorithms are far more complicated than those of ROBDDs. The last row in Table 1 gives the results when we model the design as an ASM instead of an FSM. To avoid the nontermination problem, we use the heuristic state generalization technique and the method based on retiming and the circuit transformation on the complete ITC specification composed of the five ASMs of Fig. 2. In these cases, the verification is performed efficiently using MDGs in time independent of the data-path width.

It may be argued that the data abstraction method<sup>4,5</sup> is sufficient to imply the correctness of this ITC example, i.e., we reduce n to a small number encoded by a few bits, e.g., 2 bits (4), 4 bits (16), etc. Yet in general, the equivalence of the reduced circuit against the original one is not verified mechanically. Also, it is not always obvious how to construct an appropriate data abstract function, or such data abstraction may not even be possible. One such example is the  $4 \times 4$  Fairisle ATM

for the transformed model.								
Properties	Time	Mem	# Node					
P1, P2, P3	11.59	7.9	7287					

Table 2. Verification of P1, P2 and P3

switch fabric recently verified using MDGs,<sup>18,19</sup> where the datapath contains mixed data and control information. In general, if the control information needs n bits, then it is impossible to reduce the word width to less than n. Hence, in this case the ROBDD-based data-path reduction technique is not applicable. On the other hand, using the MDG-based approach, we naturally allow the abstract representation of data-path while the control information is extracted using cross-functions.

In Table 2, we show the result of the verification of the properties P1, P2 and P3 for the retimed model. In this case, the number of MDGs nodes is higher in the retimed specification, because additional state variables were added by retiming. This affects memory usage, however, the CPU time is five times shorter than with the generalization heuristic as the reachability analysis terminates much faster without re-exploring the same transition.

## 8. Conclusions

In this paper, we demonstrated the feasibility of the MDG-based hardware verification at the RT level on a non trivial example — the Island Tunnel Controller. We investigated in details the nontermination problem of abstract state enumeration and presented a novel method based on circuit retiming and transformation to overcome this problem. We performed various verification experiments on the example including combinational verification, behavioral equivalence checking, and invariant checking. Furthermore, we gave a comparative evaluation of the results from invariant checking with the ROBDD-based tools SMV and VIS, and showed the strength of MDG approach by handling arbitrary data widths.

## Acknowledgments

The work was supported by NSERC Canada Grant No. STRO167079 and workstations on loan from the Canadian Microelectronics Corporation.

## References

- 1. R. E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Trans. Comput. 35 (1986) 677-691.
- 2. J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMillan and D. L. Dill, Symbolic model checking for sequential circuit verification, IEEE Trans. Computer-Aided Design 13 (1994) 401–424.
- 3. O. Coudert, C. Berthet and J. C. Madre, Verification of synchronous sequential machines based on symbolic execution, Automatic Verification Methods for Finite State

Systems, ed. J. Sifakis, Lecture Notes in Computer Science, Vol. 407 (Springer-Verlag, 1989).

- E. M. Clarke, O. Grumberg and D. E. Long, Model checking and abstraction, Proc. 19th ACM Symp. Principles of Programming Languages, January 1992.
- D. E. Long, Model checking, abstraction and compositional verification, PhD thesis, Carnegie Mellon University (1993).
- R. E. Bryant and Y. Chen, Verification of arithmetic circuits with binary moment diagrams, 32nd ACM/IEEE Design Automation Conf. (DAC '95), San Francisco, California, June 1995.
- E. Clarke, M. Fujita and X. Zhao, Hybrid decision diagrams, Proc. IEEE Int. Conf. Computer-Aided Design (ICCAD '95), San Jose, California, USA, November 1995.
- F. Corella, Z. Zhou, X. Song, M. Langevin and E. Cerny, Multiway decision graphs for automated hardware verification, *Formal Meth. Syst. Design* 10 (1997) 7–46.
- J. R. Burch and D. L. Dill, Automatic verification of pipelined microprocessor control, *Proc. Work. on Computer-Aided Verification*, ed. D. L. Dill, Lecture Notes in Computer Science, Vol. 818 (Springer-Verlag, 1994).
- D. Cyrluk and P. Narendran, Ground temporal logic: A logic for hardware verification, *Computer Aided Verification*, ed. D. L. Dill, Lecture Notes in Computer Science, Vol. 818 (Springer-Verlag, 1994).
- F. Corella, M. Langevin, E. Cerny, Z. Zhou and X. Song, State enumeration with abstract descriptions of state machines, *Proc. IFIP WG 10.5 Advanced Research Working Conf. Correct Hardware Design and Verification Methods* (CHARME '95), Frankfurt, Germany, October 1995.
- R. B. Jones and D. L. Dill, Efficient validity checking for processor verification, Proc. IEEE Int. Conf. Computer-Aided Design (ICCAD '95), San Jose, California, USA, November 1995.
- K. Fisler and K. Johnson, Integrating design and verification environment through a logic supporting hardware diagrams, Proc. IFIP Conf. Hardware Description Languages and Their Applications (CHDL '95), Chiba, Japan, August 1995.
- K. D. Anon, N. Boulerice, E. Cerny, F. Corella, M. Langevin, X. Song, S. Tahar, Y. Xu and Z. Zhou, MDG tools for the verification of RTL designs, *Proc. 8th Int. Conf. Computer-Aided Verification (CAV '96)*, New Brunswick, New Jersey, USA, July 1996.
- 15. C. Leiserson and J. Saxe, Retiming synchronous circuitry, Algorithmica 6 (1991) 5–35.
- K. L. McMillan, Symbolic Model Checking (Kluwer Academic Publishers, Boston, Massachusetts, 1993).
- R. K. Brayton *et al.*, VIS: A system for verification and synthesis, Technical Report UCB/ERL M95, Electronics Research Laboratory, University of California, Berkeley, December 1995.
- M. Langevin, S. Tahar, Z. Zhou, X. Song and E. Cerny, Behavioral verification of an ATM switch fabric using implicit abstract state enumeration, *Proc. Int. Conf. Computer Design (ICCD '96)*, Austin, Texas, USA, October 1996.
- S. Tahar, Z. Zhou, X. Song, E. Cerny and M. Langevin, Formal verification of an ATM switch fabric using multiway decision graphs, *Proc. Great Lakes Symp. VLSI* (*GLS-VLSI* '96), IEEE Computer Society Press, Iowa, USA, March 1996.
- O. Aït Mohamed, X. Song and E. Cerny, On the nontermination of MDG-based abstract state enumeration, Proc. IFIP W 10.5 Advanced Research Working Conf. Correct Hardware Design and Verification Methods (CHARME '97), IFIP, Chapmann & Hall, Montréal, October 1997.