# Formal Analysis of Electrical Circuit Network Topologies using Theorem Proving

Kubra Aksoy Department of Electrical and Computer Engineering Concordia University Montreal, Quebec, Canada k\_aksoy@ece.concordia.ca Adnan Rashid Department of Electrical and Computer Engineering Concordia University Montreal, Quebec, Canada rashid@ece.concordia.ca Osman Hasan School of Electrical Engineering and Computer Science National University of Science and Technology Islamabad, Pakistan osman.hasan@seecs.nust.edu.pk Sofiène Tahar Department of Electrical and Computer Engineering Concordia University Montreal, Quebec, Canada tahar@ece.concordia.ca

Abstract-Electrical circuit networks consist of various electrical components connected in different arrangements that are used to process electrical signals, such as voltages and currents. Moreover, they are widely used in many engineering and physical systems, such as control, embedded and communication systems. In this work, we propose to use higher-order-logic theorem proving for formally analyzing electrical circuit networks using network topology matrices. In particular, we formalize in the Isabelle/HOL theorem prover incidence and circuit (loop) matrices, which are widely used topology matrices. Our formalization is based on modeling the system as a network using the notion of directed graphs that are algebraically represented by matrices. Next, we use this formalization to formally analyze various network topologies, such as  $\Delta$ -Y and  $\Pi$ -L topologies, where we perform Kirchhoff's current and voltage laws based analysis in a generic way.

Index Terms—Electrical Network Topology, Matrix Theory, Graph Theory, Theorem Proving, Isabelle/HOL

#### I. INTRODUCTION

Electrical circuit networks are composed of various electrical components, such as resistors, capacitors, inductors and current/voltage sources, and are used to process electrical signals, such as voltages and currents. They can take different forms/configurations based on a specific arrangement of these network components and their interconnection. Some of these well-known topologies are  $\Delta$ , Y,  $\Delta$ -Y and  $\Pi$ -L topologies [1]. Moreover, these electrical circuits are considered as an integral part of many engineering and physical systems, such as control systems (e.g., to design controllers), embedded systems (e.g., to design analog to digital converters). Due to their usage in safety-critical applications, their accurate analysis is of utmost importance.

The analysis of an electrical network is mainly based on constructing its equivalent mathematical model by using system governing laws. In particular, we need to model the currents and voltages passing through the electrical components and their interactions in the corresponding electrical network using the Kirchhoff's laws, such as Kirchhoff's current law (KCL) and Kirchhoff's voltage law (KVL) [2]. In this regard, we need to apply KCL and KVL at each node of a network to obtain a set of equations providing a relationship of voltages and currents across its various components. However, modeling and solving these equations easily become cumbersome when dealing with complex electrical circuit networks. In addition, there is also a chance of missing some nodes or electrical components during this kind of analysis. Therefore, we need some alternate approach that can be used to analyze electrical circuit networks.

Network topology [3] enables the depiction of relationships among different components in an electrical network through the use of graphs consisting of nodes and edges, and can be considered as an alternate to the above-mentioned approach. Here, edges of the graph represent the direction of the flow of current through electrical components and nodes capture their interconnections in an electrical network. Moreover, linear algebraic methods, particularly matrix algebra [4], form one basis for analyzing these electrical networks, where the graph representations of these systems are transformed into various matrix-based representations. Matrices allow representing large and complex graphs more compactly and efficiently than a visual representation, which further motivates the need for algebraic foundational development in network theory. Some of the widely used topological matrices are the incidence and the circuit (loop) matrices [3]. For instance, the incidence matrix provides a relationship between the nodes and edges of the systems, while the circuit matrix shows the relationship between circuits and edges. By analyzing these matrices, we can verify the accuracy of the system model based on the topological characteristics such as the number of nodes, edges, and closed-loops. Furthermore, we only need to analyze matrixbased representations rather than solving a set of equations providing a relationship of voltages and currents. Therefore, this approach is quite effective and efficient particularly for large electrical networks.

In this work, we propose to use higher-order-logic (HOL) theorem proving for formally analyzing electrical circuit networks using the network topology matrices. In particular, we formalize the incidence and the circuit matrices based on the network modeled as a directed graph in Isabelle/HOL [5]. The main motivation for considering directed graph-based models is their generic nature compared to undirected graphs. Moreover, directed graphs are suitable for representing the network topologies, where the directed edges capture the direction of the current flowing through an electrical component [6]. Next, we use our formalization of the network topology matrices for formally analyzing various network topologies, such as  $\Delta$ -Y and  $\Pi$ -L with an aim to construct a comprehensive library of formal electrical circuit network analysis in Isabelle/HOL. We start our proposed formalization by modeling the network incidence system based on the incidence structure between nodes and edges of the directed graph representation, which is further used to formalize the incidence matrix and to formally verify its classical properties in Isabelle/HOL. Next, we formalize the network circuit system on top of the network incidence system to model circuit matrices and formally verify related properties. Moreover, we formalize the generic representations of KVL and KCL, which can be used to analyze an electrical circuit network of any size. Finally, we use our formalizations of the network topology matrices, and KVL and KCL to formally analyze various electrical circuit network topologies using Isabelle/HOL. One of the primary reasons for choosing Isabelle/HOL for the proposed formalization is the availability of extensive reasoning support for graphs and matrices.

The rest of the paper is structured as follows: Section II overviews the related work regarding the formalization of networks and graphs. We provide formalizations of incidence and circuit matrices in Sections III and IV. Section V presents the formal analysis of various network topologies using Isabelle/HOL. Section VI provides some discussion while highlighting the usefulness of the proposed approach. We conclude the paper in Section VII with some future directions.

# II. RELATED WORK

HOL theorem proving has been used for formally analyzing the electrical networks. For example, Zaki et al. [7] used the HOL4 theorem prover for formally verifying the continuous models of analog circuits. In particular, the authors developed a basic library of analog circuit analysis in HOL4, where they have been able to successfully apply their proposed framework to formally analyze an RLC (resistor, inductor and capacitor) network and a delta-sigma modulator. Similarly, Taqdees et al. [8] used the HOL Light theorem prover for formally verifying the transfer functions of linear analog filters, such as first and second-order Sallen-Key low-pass filters. Later, Rashid et al. [9] formally analyzed a  $4-\pi$  soft error crosstalk model using HOL Light, which is widely used in integrated circuits. More recently, Rashid et al. [10] proposed a framework, FASiM, which enable an automatic formal analysis of the Simulink models of linear analog circuits using HOL Light. However, all these research contributions are able to analyze a certain set of electrical circuits only and do not provide any verification of the electrical networks topologies.

Networks and graphs have also been formalized in many HOL theorem provers, such as Isabelle/HOL, Coq, Lean and Mizar. For instance, Noschinski [11] formally developed a general graph theory emphasizing on the basics of directed graphs using Isabelle/HOL structures such as records. Similarly, Lammich et al. [12] proposed another directed graph formalization based on sets and formally verified various network flow algorithms in Isabelle/HOL. However, these formalizations mainly focus on either the general concept of networks and graphs without considering incidence structures/topology matrices or verifying network flow algorithms.

Similarly, there are only a few formalizations of incidence matrices available in the literature that represent combinatorial structures, such as designs and graphs [13]. For instance, Heras et al. [14] formalized the incidence matrix using the Coq/SSReflect theorem prover and used it to formally analyze 2D digital image processing systems. More recently, Edmonds et al. [15] used Isabelle/HOL to formalize Fisher's inequality, which is based on developing incidence matrices over rings as a linear algebraic representation of designs, using the linear algebraic proof approach [16]. However, both of the preceding contributions only provide the formalization of simple incidence matrices having entries as 0 and 1 only, i.e. modeling undirected graphs under some conditions. Moreover, these contributions do not consider directed graphs for the formalization of the incidence matrix, which incorporates the direction aspect and considers the entries of the matrix as 0, 1 and -1. Also, the network topology matrices are not used for formally analyzing electrical networks topologies, which is the main scope of the current paper.

#### **III. FORMALIZATION OF INCIDENCE MATRICES**

# A. Incidence Matrices

Incidence matrices provide algebraic representations of networks captured by directed graphs and describe the relationship between nodes and edges through the incidence structures. They are mathematically defined as follows [17]:

#### **Definition 1.** Incidence Matrix of a Network

Consider a network with m nodes, n edges, and no self-loops. An incidence matrix  $\mathcal{A} = [a_{ij}]$  is defined as an  $m \times n$  matrix for  $i \in \{1, 2, ..., m\}$  and  $j \in \{1, 2, ..., n\}$ , such that

$$a_{ij} = \begin{cases} 1 & \text{if edge } j \text{ is positively incident with node } i \\ -1 & \text{if edge } j \text{ is negatively incident with node } i \\ 0 & \text{otherwise} \end{cases}$$

where an edge is said to be positively incident with a node if the direction of the edge is away from the node. Similarly, an edge is negatively incident with a node if the edge is directed to the node.

Figure 1 depicts a directed graph corresponding to a network, and its incidence matrix representation. The graph in Figure 1(a) has 4 nodes and 6 edges, where every edge is represented by a pair of nodes. The entries in the matrix are determined by the incidence relationship between nodes and edges. For instance, *edge* E5 is represented by (n2,n4), which is positively incident with *node* 2 and negatively incident with *node* 4. The matrix elements for this relation are given as  $a_{25} = 1$  and  $a_{45} = -1$  as shown in Figure 1(b).



Fig. 1: (a) Directed Graph Representation of a Network; (b) Incidence Matrix [17]

# B. HOL Formalization of Incidence Matrices

We use Isabelle's module system, locales [18], to model directed graph-based network systems, and to construct equivalent matrix representations. Locales are often used for algebraic structures with parametrization. They can also be extended hierarchically, allowing us to combine existing locales into a new locale with new parameters and assumptions. To formalize incidence matrices, we first formally define a network system as a locale module comprising the main components of a network: a list of nodes is formalized as a type of list, a list of edges is formalized as a pair list, and their relationship as well-formed assumptions<sup>1</sup>. The *locale* ensures that all edges consist of distinct nodes and the network has no self-loops and multi-edges. Here, we use lists instead of sets for the formalization of the network system since we need an ordering structure that allows us to efficiently define a relationship of edges with their respective nodes.

where the function set accepts a list and returns a set. Similarly, the function distinct takes a list and ensures that elements of the list are disjoint. Furthermore, the assumption network\_wf ensures that the network has no self-loop.

To obtain a valid network system that can be converted into its algebraic representation, we define a new locale with non-empty edge lists. This locale is combined with finite\_netw\_sys *locale* built on top of network\_system *locale*, which assumes that the sets of edges and nodes are finite.

locale nonempty\_network\_system = finite\_netw\_sys +
assumes edges\_nempty: &s \ne []

Next, we need to define the positive and negative incidence by incorporating the direction of edges. To formalize the positive incidence, we first define a set  $I_P$ , whose elements are pairs of nodes and edges, with the first element being a node and the second element its edge directed away from the node. definition  $I_P \equiv \{(v,e). e \in set \ \mathcal{E}s \ \land \ fst \ e = v\}$ 

Thereafter, we formalize a predicate  $pos_incident$ , which ensures that the node v is positively incident to the edge e if their pair is in the set  $I_P$ .

definition pos\_incident v e  $\equiv$  (v,e)  $\in$  I<sub>P</sub>

Similarly, we formalize negative incidence using a set  $I_N$  as:

definition  $I_N \equiv \{(v,e). e \in set \ \mathcal{E}s \land snd e = v\}$ 

definition neg\_incident v e  $\equiv$  (v,e)  $\in$  I<sub>N</sub>

We now formalize an incidence matrix (Definition 1) as:

```
definition incidence_matrix ::
'a nodes ⇒ 'a edges ⇒ ('b :: field_char_0 mat) where
incidence_matrix Ns Es ≡
```

```
mat (length Ns) (length Es) (\lambda(i,j).

if (fst (Es!j) \neq snd (Es!j) \wedge

(Ns!i) = fst (Es!j)) then 1 else

if (fst (Es!j) \neq snd (Es!j) \wedge

(Ns!i) = snd (Es!j)) then -1 else 0)
```

where the function length accepts a list and provides the number of elements of the list. Moreover, the function incidence\_matrix generates a matrix providing relationships between all nodes and edges of the directed graph. Note that this function is defined outside the locale to be equivalent for an arbitrary network system consisting of a list of nodes and edges. Therefore, the condition fst (Es!j)  $\neq$  snd (Es!j) is added to ensure that the definition is free of self-loops. Moreover, the axiomatic type field\_char\_0 is chosen for the matrix elements. This type can easily be rendered into the real field, where the incidence matrix can be algebraically defined over the real field [19]. Additionally, the type's properties like  $1 \neq -1$  allow an easy use for proving lemmas and efficient computations. More details about the incidence matrix formalization and properties verified in Isabelle/HOL can be found in [20].

# IV. FORMALIZATION OF CIRCUIT MATRICES

# A. Circuit Matrices

For a directed graph with l circuits and n edges, a circuit matrix is mathematically expressed as [17]:

# Definition 2. Circuit Matrix of a Network

Consider a network with m nodes, n edges, and l circuits. The circuit matrix  $C = [c_{kj}]$  is an  $l \times n$  matrix, where  $k \in \{1, 2, ..., l\}$  and  $j \in \{1, 2, ..., n\}$ , such that

$$c_{kj} = \begin{cases} 1 & \text{if edge } j \text{ is in the circuit } k, \text{ and the direction} \\ & \text{of the edge } j \text{ and the circuit } k \text{ are the same} \\ -1 & \text{if edge } j \text{ is in the circuit } k, \text{ and the direction} \\ & \text{of the edge } j \text{ and the circuit } k \text{ are opposite} \\ 0 & \text{if edge } j \text{ is not in the circuit } k \end{cases}$$

where a circuit of a directed graph is defined as a closed path represented by a finite sequence of distinct edges captured as pairs of nodes as  $[(n_1, n_2), (n_2, n_3), \ldots, (n_{i-1}, n_i)]$  for  $n \ge 2$ such that  $n_1 = n_i$ .

<sup>&</sup>lt;sup>1</sup>We abbreviate 'a as 'anode, 'alist as 'anodes, 'a  $\times$  'a as 'aedge, and ('a  $\times$  'a) list as 'aedges for a better readability.

Figure 2 depicts a directed graph of a network with some arbitrary circuits and its corresponding circuit matrix. Here, the circuit matrix takes the set of circuits and the set all edges as inputs, where each row of the circuit matrix corresponds to the circuit in the graph, and each column represents an edge in the graph. For  $L2 = [-E4, E6, -E5]^2$ , the first element of the circuit list, -E4, indicates that edge E4 is in the circuit and its direction is opposite to the circuit's orientation. This is reflected in the matrix as  $c_{24} = -1$ , as depicted in Figure 2(b). It is important to note that all circuits can have two directions, either clockwise or counterclockwise, and the direction of circuits are independent of the direction of edges.



Fig. 2: (a) Some circuits in Directed Graph of Figure 1(a); (b) Circuit Matrix

# B. HOL Formalization of Circuit Matrices

To formalize a circuit matrix, we need to model a circuit and incorporate it into the network system. A circuit of a directed graph is formalized as follows:

 $\begin{array}{l} \mbox{definition circuit::'a edges $\Rightarrow$ bool where} \\ \mbox{circuit } ps \equiv (is\_gen\_closed\_path (fst (hd ps))) \\ & ps (fst (hd ps))) \land length ps \geq 2 \end{array}$ 

where is\_gen\_closed\_path represents a distinct pair list of closed train (walk). This is defined as a sequence of edges where the first element of the head edge is the same as the second element of the last edge in the list, and is obtained by using the function pred\_netw\_dedge\_seq that is formalized as:

In the next step, we incorporate the concept of the circuit into the network system by defining a new locale, as follows:

where symcl accepts a Cartesian set and guarantees that this set contains elements with their reversed version. The assumption wellformed\_1 ensures that every element of the list of circuits  $\mathcal{L}s$  is a subset of the symmetric relation of edges and satisfies the condition that the size of the circuit cannot be larger than the number of edges in the graph. Similarly, wellformed\_2 guarantees that every element of the circuit list is a circuit and its reverse is also a circuit. The assumption distinct ensures the nonrepetition of circuits in the circuit list. Additionally, we formally define a nonempty\_circuit\_system locale on top of the circuit\_system, which ensures that the circuit system has at least one circuit in the circuit list.

# locale nonempty\_circuit\_system = circuit\_system + assumes circuits\_list\_nempty: Ls ≠ []

Now, it is necessary to describe the directional relation between circuits and the corresponding edges of the given network. The circuit is said to be positively oriented with an edge if the edge is in the circuit, while the circuit is negatively oriented with the edge if the edge is in the reversed circuit. We develop these definitions by explicitly indicating the direction of the circuits while assuming each edge is positively directed. For instance, the set of pairs whose elements are edges and circuits, abbreviated as  $L_p$ , is used to designate the relation between edges and circuits where edges are in positively oriented circuits.

 $\begin{array}{ll} \mbox{definition } L_p \ \equiv \ \{(\texttt{x},\texttt{es}). \ \texttt{x} \in \texttt{set} \ \mathcal{E}\texttt{s} \ \land \ \texttt{es} \in \texttt{set} \ \mathcal{L}\texttt{s} \\ & \land \ \texttt{x} \ \in \ \texttt{set} \ (\texttt{circuit_list} \ \texttt{es}) \} \end{array}$ 

Similarly, we formalize a predicate for the relationship indicating that an edge is in a negatively oriented circuit.

definition in\_neg\_circuit x es  $\equiv$  (x,es)  $\in$  L<sub>n</sub>

where  $L_n$  is a set of pairs consisting of the edge and the circuit, formally defined as follows:

$$\begin{array}{ll} \mbox{definition } L_n \equiv \{(\texttt{x},\texttt{es}) \, . \, \texttt{x} \in \texttt{set} \, \mathcal{E}\texttt{s} \land \texttt{es} \in \texttt{set} \, \mathcal{L}\texttt{s} \\ & \land \texttt{x} \notin \texttt{set} \, (\texttt{circuit\_list} \, \texttt{es}) \\ & \land \texttt{x} \in \texttt{set} \, (\texttt{reverse} \, (\texttt{circuit\_list} \, \texttt{es}) \} \end{array}$$

Here, the function reverse takes a pair list and reverses its order by swapping the elements of each pair in the list. Therefore, we obtain the concept of negatively oriented circuits using the function reverse. It is important to highlight that we assumed each circuit list as a subset of the set of edges with symmetric relation in the circuit system environment. By doing so, we are able to work with networks that have both directed and semi-directed circuits [19]. Note that a semi-directed circuit in a directed graph is a circuit in the corresponding undirected graph. Now, the formalization of the circuit matrix is given as follows:

```
definition circuit_matrix::

'a edges list \Rightarrow 'a edges \Rightarrow ('b :: field_char_0 mat)

where circuit_matrix Ls Es \equiv

mat (length Ls) (length Es) (\lambda(k,j).
```

if (Es!j) ∈ set (circuit\_list (Ls!k)) then 1 else if (Es!j) ∈ set (reverse (circuit\_list (Ls!k))) then -1 else 0)

<sup>&</sup>lt;sup>2</sup>The negative sign indicates the opposite direction of the edges with respect to the orientation of the circuit, e.g., -E4 = (n2, n3).

More details about the formalization of circuit matrices and the verification of various classical properties in Isabelle/HOL can be found in [20].

# V. FORMAL ANALYSIS OF ELECTRICAL CIRCUIT NETWORK TOPOLOGIES

We now use the formalization of the network topology matrices, presented in Sections III and IV, for formally analyzing various electrical circuit network topologies, such as  $\Delta$ -Y and II-L topologies. Other sorts of topologies, such as the H, Box or Bridge topologies [21], can be formalized in the same way.

# A. Formal Analysis of the $\Delta$ -Y Network Topology

A  $\Delta$ -Y network topology consists of a  $\Delta$  network connected in parallel to a Y network [21]. Figure 3(a) depicts a  $\Delta$ network topology, which consists of three components C1, C3 and C6, shown as rectangular boxes. These boxes can represent any (one or more) of the electrical components, i.e., resistors, capacitors, inductors or current/voltage sources. For example, for a choice of C1 as a current source, C3 as a resistor and C6 as an inductor, the corresponding topology results into an RL (resistor-inductor) circuit. Similarly, Figure 3(b) depicts a Y circuit topology comprising of three components C2, C4 and C5, which can be any of the electrical components. Moreover, a parallel connection of these topologies represents a  $\Delta$ -Y network topology, which is depicted in Figure 3(c).

We start the analysis of the  $\Delta$ -Y network by applying KCL on nodes n1, n2, n3 and n4 (Figure 3(c)), which results into the following set of equations:

Node n1: 
$$i_2(t) + i_3(t) = i_1(t)$$
  
Node n2:  $i_2(t) + i_4(t) = i_5(t)$   
Node n3:  $i_4(t) + i_6(t) = i_3(t)$   
Node n4:  $i_5(t) + i_6(t) = i_1(t)$ 
(1)

where  $i_1(t)$ ,  $i_2(t)$ ,  $i_3(t)$ ,  $i_4(t)$ ,  $i_5(t)$  and  $i_6(t)$  capture the currents flowing through the electrical components  $C_1$  to  $C_6$ , respectively. Next, we apply KVL on the three circuits  $L_1$ ,  $L_2$  and  $L_3$  of the  $\Delta$ -Y network topology (Figure 3(c)) to obtain the following equations:

Circuit L1 : 
$$v_1(t) + v_2(t) = -v_5(t)$$
  
Circuit L2 :  $v_4(t) + v_5(t) = v_6(t)$  (2)  
Circuit L3 :  $v_3(t) + v_4(t) = v_2(t)$ 

where  $v_1(t)$  to  $v_6(t)$  capture the voltages across the electrical components  $C_1$  to  $C_6$ , respectively. Next, the matrix-based representation of the KCL using the incidence matrix for the  $\Delta$ -Y network is given as follows:

$$\mathbf{A}\vec{I} = \vec{0} \tag{3}$$

where **A** represents the incidence matrix for the  $\Delta$ -Y electrical network,  $\vec{I}$  models a vector containing the currents flowing through all components of the network and  $\vec{0}$  captures a vector with all of its entries as zeros. Similarly, the matrix-based

representation of the KVL using the circuit matrix for the  $\Delta$ -Y network is given as:

$$\mathbf{B}\vec{V} = \vec{0} \tag{4}$$

where **B** models the circuit matrix for the  $\Delta$ -Y network topology and  $\vec{V}$  provides a vector containing the voltages across all components of the network. Now, in order to formally analyze the  $\Delta$ -Y network topology, we start with the formalization of a general representation of KCL in Isabelle/HOL as follows:

where the function KCL accepts a list of currents Is across the components of a network and a time variable t, and returns a predicate providing the KCL, which states that the algebraic sum of all currents entering and leaving a node is equal to zero. Now, the KCL implementation of the  $\Delta$ -Y network (Figure 3(c)) can be formally described as:

. . . .

where KCL\_implem\_delta\_y accepts the list of currents and applies KCL on nodes n1, n2, n3 and n4 of the  $\Delta$ -Y network. Moreover, the list index in Isabelle/HOL starts from 0. Therefore, the variables Is!0 to Is!5 represent the currents passing through the components  $C_1$  to  $C_6$  of the electrical circuit network, respectively. Next, we formally verify the equivalence between the KCL implementation of the network and its mathematical representation (Equation (1)) as the following lemma in Isabelle/HOL:

lemma kcl\_netw\_eqs\_delta\_y: KCL\_implem\_delta\_y Ist  $\leftrightarrow \rightarrow$  (Is!1) t + (Is!2) t = (Is!0) t  $\land$ (Is!1) t + (Is!3) t = (Is!4) t  $\land$  (Is!3) t + (Is!5) t = (Is!2) t  $\land$  (Is!4) t + (Is!5) t = (Is!0) t

We now formalize the incidence matrix for the  $\Delta$ -Y network (Figure 3(c)), which is further used to construct the matrixbased representation of the implementation of KCL. We verify the incidence matrix of the  $\Delta$ -Y network as:

where the function  $\mathtt{mat_of_rows\_list}$  accepts an integer n, capturing the number of columns, and a list of list with length m, representing the number of rows, and provides a matrix of order  $m \times n$ . The verification of the above lemma is based on the definition of the incidence matrix, properties of the positive and negative incidences of the network system, the introduction rule eq\_matI, and properties of the indices of the matrices alongside reasoning on lists and sets. Next, we



Fig. 3: (a)  $\Delta$  Network Topology; (b) Y Network Topology; (c)  $\Delta$ -Y Topology

formalize the matrix-based representation of the Kirchhoff's Laws (KCL and KVL) using the network topology (incidence and circuit) matrices as follows:

```
definition net_top_mat_implem where
    net_top_mat_implem A X t =
        (A *v (vecc X t)) = 0v (dim_row A)
```

where A is a real matrix (in our case, it is an incidence matrix for a KCL implementation and a circuit matrix for a KVL implementation),  $O_v$  (dim\_row A) is a zero vector with a size equal to the row dimension of the matrix A, and the function vecc accepts the list X (list of currents and voltages for KCL and KVL implementations, respectively) and the real variable t and returns the vector of each list element at t. Now, we formally verify the equivalence of the mathematical representation of KCL (KCL applied on each node) and its matrix-based representation based on the incidence matrix in Isabelle/HOL as:

The verification of the above theorem starts by splitting the equality in the goal into two implications. The first implication  $(\longrightarrow)$  is verified by performing row manipulation on the matrix representation of KCL to obtain the set of equations. The second implication  $(\longleftarrow)$  is simply verified by showing that the set of equations from KCL\_imp\_delta\_y is equal to the rows of the incidence matrix. Similar to the KCL, we formalize the generalized representation of KVL in Isabelle/HOL to ensure that the algebraic sum of the voltages across any set of edges in a closed loop is zero.

definition KVL:: (real  $\Rightarrow$  real) list  $\Rightarrow$  real  $\Rightarrow$  bool where KVL Vs t  $\equiv$  ( $\Sigma i \in \{0... < \text{length Vs}\}$ . (Vs!i) t = 0)

Now, the KVL implementation of the  $\Delta$ -Y network toplogy (Figure 3(c)) is formalized in Isabelle/HOL as:

# definition KVL\_implem\_delta\_y where

 KVL\_implem\_delta\_y Vs t ≡ KVL [Vs!0, Vs!1, Vs!4] t ∧

 KVL [Vs!3, Vs!4, -(Vs!5)] t ∧ KVL [Vs!2, Vs!3, -(Vs!1)] t

where KVL\_implem\_delta\_y accepts the list of voltages and applies KVL on the circuits L1, L2 and L3 of the  $\Delta$ -Ynetwork. Next, we formally verify the equivalence between the KVL implementation of the network topology and its mathematical representation (Equation (2)) as the following theorem in Isabelle/HOL.

lemma kvl\_netw\_eqs\_delta\_y:

 $\begin{array}{l} \texttt{KVL\_implem\_delta\_y \, Vs \, t \longleftrightarrow} (\texttt{Vs!0}) \, \texttt{t} + (\texttt{Vs!1}) \, \texttt{t} = -(\texttt{Vs!4}) \, \texttt{t} \land \\ (\texttt{Vs!3}) \, \texttt{t} + (\texttt{Vs!4}) \, \texttt{t} = (\texttt{Vs!5}) \, \texttt{t} \land (\texttt{Vs!2}) \, \texttt{t} + (\texttt{Vs!3}) \, \texttt{t} = (\texttt{Vs!1}) \, \texttt{t} \end{array}$ 

Next, we formally verify the circuit matrix of the  $\Delta$ -Y network depicted in Figure 3(c) and derive the matrix-based representation of Kirchhoff's Voltage Law (KVL) using this circuit matrix. Finally, the equality between the equation-based representation of KVL and its circuit matrix-based representation is verified as the following theorem in Isabelle/HOL.

The proof process of the above theorem is very similar to that of one verifying an equivalence relationship between KCL equations and the network topology-based matrix representation of the  $\Delta$ -Y network.

# B. Formal Analysis of the $\Pi$ -L Network Topology

Figure 4(c) depicts a  $\Pi$ -*L* network topology, which consists of five components *C*1, *C*2, *C*3, *C*4 and *C*5, shown as rectangular boxes. It is constructed by a series combination of the  $\Pi$  (Figure 4(a)) and *L* (Figure 4(b)) topologies. Moreover, a judicious selection of these components results into different electrical networks required for performing different tasks. For example, for a choice of *C*1 as a voltage/current source, *C*2 as a resistor and *C*4 as a capacitor, the corresponding  $\Pi$  topology results into an RC (resistor-capacitor) circuit or RC filter, which is widely used to process the input signal by allowing passage of only a certain range of frequencies.

We start the formal analysis of the  $\Pi$ -*L* network by formalizing its KCL implementation in Isabelle/HOL as:



Fig. 4: (a)  $\Pi$  Network Topology; (b) L Network Topology; (c)  $\Pi$ -L Topology

definition KCL\_implem\_pi\_1 where

KCL\_implem\_pi\_l Ist = KCL [Is!1, -(Is!0)] t ^
KCL [Is!2, -(Is!1), Is!3] t ^ KCL [Is!4, -(Is!2)] t ^
KCL [Is!0, -(Is!3), -(Is!4)] t

where KCL\_implem\_pi\_l accepts a list of currents and applies KCL on nodes n1, n2, n3 and n4 of the  $\Pi$ -L network. Next, we formally verify the equivalence between the KCL implementation of the network and its mathematical representation as the following lemma:

lemma kcl\_netw\_eqs\_pi\_1: KCL\_implem\_pi\_1 Ist ↔
 (Is!1) t = (Is!0) t ∧ (Is!2) t + (Is!3) t = (Is!1) t ∧
 (Is!2) t = (Is!4) t ∧ (Is!3) t + (Is!4) t = (Is!0) t

Next, we formalize the incidence matrix for the  $\Pi$ -*L* network (Figure 4(c)). Moreover, we formally verify the matrixbased representation of the KCL using this incidence matrix. Then, we formally verify the equivalence of the mathematical representation of KCL (KCL applied on each node) and its matrix-based representation based on the incidence matrix as the following lemma in Isabelle/HOL:

The verification of the above theorem is very similar to that of theorem KCL\_implem\_eq\_inci\_mat\_rep\_delta\_y verified for the  $\Delta$ -Y network topology. Next, the KVL implementation of the  $\Pi$ -L network topology (Figure 4(c)) is formalized in Isabelle/HOL as:

where KVL\_implem\_pi\_l accepts the list of voltages and applies KVL on the circuits L1 and L2 of the  $\Pi$ -L network. Next, we formally verify the equivalence between the KVL implementation of the network topology and its mathematical representation as the following lemma in Isabelle/HOL.

lemma kvl\_netw\_eqs\_pi\_1:

$$\begin{split} \texttt{KVL\_implem\_pi\_l Vs t} &\longleftrightarrow (\texttt{Vs!0}) \texttt{t} + (\texttt{Vs!1}) \texttt{t} = -(\texttt{Vs!3}) \texttt{t} \land \\ (\texttt{Vs!2}) \texttt{t} + (\texttt{Vs!4}) \texttt{t} = (\texttt{Vs!3}) \texttt{t} \end{split}$$

Based on the two circuits depicted in the  $\Pi$ -*L* network (Figure 4(c)), we now formalize the corresponding circuit matrix and formally verify the matrix-based representation of the KVL. Thereafter, the equivalence between the equation-based and circuit matrix-based representations of KVL is formally verified as the following theorem in Isabelle/HOL.

The proof process of the above theorem is very similar to that of one verifying an equivalence relationship between KVL equations and the network topology-based matrix representation of the  $\Delta$ -Y network topology. To the best of our knowledge, this is the first formal analysis of electrical circuit network topologies based on the topological matrices using HOL theorem proving. The Isabelle/HOL code for formalization and verification efforts presented in this paper are available at [20].

#### VI. DISCUSSION

Network topology matrices are an efficient tool for analyzing electrical circuit networks. Moreover, considering the growing range of graph applications using matrices in many areas, the formalization of mathematical foundations establishing a relationship between graphs and matrices is desired. Therefore, we aim to build a formal library that integrates between graph theory, matrix theory and electrical circuit network theory. We have been able to successfully formalize the widely used incidence and circuit matrices, which are further used for analyzing various network topologies, as illustrated in Section V of the paper. Another advantage of our proposed formalization is the generic nature of the formal analysis of electrical circuit networks. For example, the formally verified properties, i.e., all lemmas regarding the dimensions and indexing are verified for universally quantified variables and functions that could further be specialized to obtain results for a particular scenario. However, in the case

of traditional computer-simulation based analysis, we need to model each circuit individually.

Similarly, all lemmas/theorems regarding the formal analysis of various network topologies are verified for generic electrical components that could be replaced with any electrical components, such as resistors, capacitors, inductors and current/voltage sources in order to obtain results for a particular circuit. For example, in Figure 3(c), by setting C1 as a current/voltage source, C3 and C4 as resistors, C5 and C6 as inductors and C2 as a capacitor, the corresponding  $\Delta$ -Y network topology results into a widely used RLC (resistor, inductor, capacitor) circuit network depicted in Figure 5. For the analysis of this RLC circuit network, we only need to specialize the current and voltage functions in the relevant theorems regarding KCL and KVL implementations, presented in Section V, with the currents and voltages across these components, i.e., resistors, inductors and capacitors.



Fig. 5: An RLC Network

A further advantage of our proposed approach is the assurance of explicit presence of all required assumptions in the definitions of the network incidence and circuit systems, alongside the related lemmas that may get overlooked in traditional paper-and-pencil based proof methods. One of the main challenges encountered during the proposed formalization is the need to explicitly express various mathematical concepts, such as the circuit formulation (cf. Sections IV) that are presented in the literature somehow abstractly, in order to make them amenable to the formalization in Isabelle/HOL.

#### VII. CONCLUSION

In this paper, we proposed to use higher-order-logic (HOL) theorem proving for formally analyzing electrical circuit networks using network topology matrices. Firstly, we developed the network incidence and the circuit systems with their constraints using the locale modules of Isabelle/HOL. We also verified related system properties within the locale. Next, we formalized the respective system's matrices of networks, represented by directed graphs. Next, we used the formalization of the topological matrices for formally analyzing various electrical network topologies, such as the  $\Delta$ -Y and  $\Pi$ -L topologies. In future, we plan to formally analyze more network topologies, such as H, Box and Bridge topologies [2] to name a few, with an aim to build a comprehensive library for electrical circuit networks analysis. Another direction can be to extend our network topology system by formalizing other topological matrices, like cutset and path matrices [3] and verifying more properties on top of these matrices to facilitate the analysis of safety-critical systems.

#### REFERENCES

- [1] L. J. Tung and B. W. Kwan, Circuit Analysis. World Scientific, 2001.
- [2] C. J. Monier, Electric Circuit Analysis. Pearson, 2001.
- [3] W.-K. Chen, Graph Theory and its Engineering Applications. World Scientific, 1997, vol. 5.
- [4] F. E. Hohn, *Elementary Matrix Algebra*. Courier Corporation, 2013.
- [5] T. Nipkow, M. Wenzel, and L. C. Paulson, *Isabelle/HOL: A Proof Assistant for Higher-Order Logic*. Springer, 2002.
- [6] K. H. Rosen, Discrete Mathematics & Applications. McGraw-Hill, 1999.
- [7] M. H. Zaki, O. Hasan, S. Tahar, and G. Al-Sammane, "Framework for Formally Verifying Analog and Mixed-signal Designs," *Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency* (*RF) Circuit Design*, pp. 115–145, 2015.
- [8] S. H. Taqdees and O. Hasan, "Formally Verifying Transfer Functions of Linear Analog Circuits," *IEEE Design & Test*, vol. 34, no. 5, pp. 30–37, 2017.
- [9] A. Rashid and O. Hasan, "Formalization of Lerch's Theorem using HOL Light," *Journal of Applied Logics*, vol. 5, no. 8, p. 1623, 2018.
- [10] A. Rashid, A. Gauhar, and O. Hasan, "FASiM: A Framework for Automatic Formal Analysis of Simulink Models of Linear Analog Circuits," in *International Systems Conference*. IEEE, 2020, pp. 1– 7.
- [11] L. Noschinski, "A Graph Library for Isabelle," *Mathematics in Computer Science*, vol. 9, no. 1, pp. 23–39, 2015.
- [12] P. Lammich and S. R. Sefidgar, "Formalizing Network Flow Algorithms: A Refinement Approach in Isabelle/HOL," *Journal of Automated Reasoning*, vol. 62, pp. 261–280, 2019.
- [13] K. H. Rosen, Handbook of Discrete and Combinatorial Mathematics. CRC Press, 1999.
- [14] J. Heras, M. Poza, M. Dénès, and L. Rideau, "Incidence Simplicial Matrices Formalized in Coq/SSReflect," in *Intelligent Computer Mathematics: LNCS*, vol. 6824. Springer, 2011, pp. 30–44.
- [15] C. Edmonds and L. C. Paulson, "Formalising Fisher's Inequality: Formal Linear Algebraic Proof Techniques in Combinatorics," in *Interactive Theorem Proving*, *LIPIcs*, vol. 237, 2022, pp. 11:1–11:19.
- [16] L. Babai and P. Frankl, *Linear Algebra Methods in Combinatorics*. Department of Computer Science, The University of Chicago, 2022.
- [17] S. Seshu and M. B. Reed, *Linear Graphs and Electrical Networks*. Addison-Wesley Publishing Company, 1961.
- [18] C. Ballarin, "Locales: A Module System for Mathematical Theories," *Journal of Automated Reasoning*, vol. 52, no. 2, pp. 123–153, 2014.
- [19] N. Deo, Graph Theory with Applications to Engineering and Computer Science. Courier Dover Publications, 2017.
- [20] K. Aksoy, "Isabelle/HOL Proof Script: Formal Analysis of Electrical Circuit Network Topologies using Theorem Proving," https://hvg.ece. concordia.ca/code/Isabelle-hol/ecnt.zip, 2025.
- [21] P. S. Farago, An Introduction to Linear Network Analysis. English Universities Press, 1961.