HVG
Hardware Verification Group
Toggle navigation
Home
Research
Current Research
Past Research
Applications
Software Tools
Publications
Books
Journals
Conferences
Technical Reports
Theses
People
Professors
Postdoctoral Fellows
PhD Students
Master's Students
Internship Students
Alumni
Adjunct and Visiting Profs
Postdoc Researchers
PhD Students
Master's Students
Internship Students
Laboratories
Events
Invited Talks
Thesis Defences
Social
Tools:
HOL4PSR
Proof Recommendation System for the HOL4 Theorem Prover
XReason+
Extending XReason for Formal XAI and Adversarial Detection
FETMA
Functional Block Diagrams and Event Trees Modeling and Analysis
ATLAS
An Adaptive Failure-Aware Scheduler for Hadoop
HolMatica
Bridge between Computer Algebra and Theorem Prover
Multiway Decision Graphs (MDG)
Multiway Decision Graphs
MDG-HOL
Verilog-HOL-MDG
Embedding MDG in HOL
ASM-MDG
Language Emptiness Model Checking using MDG
SynAbs
Syntactic Model Reduction for Hardware Verification
ESSMR
Composition and Reduction Techniques for ATM Systems Verification